W 0CK/1710 1 agv 1 V1 7



(11) Publication number:

01217956 A

Generated Document.

PATENT ABSTRACTS OF JAPAN

(21) Application number: 63041948

(51) Intl. Cl.: H01L 27/04 H01L 21/205

(22) Application date: 26.02.88

(30) Priority:

publication: (43) Date of application

states: (84) Designated contracting

31.08.89

(71) Applicant: FUJITSU LTD

(72) Inventor: MIENO FUMITAKE

(74) Representative:

MANUFACTURE THEREOF CONDUCTOR LAYER AND (54) CONDUCTOR LAYER, CAPACITOR USING

(57) Abstract:

crystal grains. amorphous silicon containing no forming the conductor layer by using dielectric strength is increased, by electric field does not concentrate and capacitor using said layer wherein PURPOSE: To obtain a conductor layer whose surface is flat, and a

oxygen is used as reaction gas. Vapor of tetrasilane. Thus a flat surface disilane, 350-450°C in the case of above gas, and its temperature is as growth is performed by heating the disilane or trisilane or tetrasilane and conducting layer 8 is formed. composed of the amorphous silicon polycrystalline silicon layer is region on the amorphous layer 6. eliminated from the region except a an insulating layer 7 is formed, it is eliminated from the region except a is subjected to vapor growth on a using the above manufacturing quality is formed on a substrate. By amorphous silicon layer of excellent conductor layer composed of an trisilane, and 300-400°C in the case CONSTITUTION: Mixed gas of region except a region on the region in contact with drain 4. After MOS field effect transistor, and method, an amorphous silicon layer 6 follows; 400-500°C in the case of layer 6, the insulating layer 7 and the formed, it is eliminated from the After a conductor layer 8 like a insulating layer 7, and a capacitor

COPYRIGHT: (C)1989,JPO&Japio

Tage J VI T

